UK Patent Application (19) GB (11) 2 086 156 A


- (21) Application No 8129362
- (22) Date of filing 29 Sep 1981
- (30) Priority data
- (31) 55/135872
- (32) 1 Oct 1980
- (33) Japan (JP)
- (43) Application published 6 May 1982
- (51) INT CL³ H02J 7/00//G04G 1/00 G05F 1/56 H02M 3/04
- (52) Domestic classification H2H 25G B8 SS G3T 101 LA G3U 211 AA2A
- (56) Documents cited GB 2064832A GB 2061645A GB 2001459A GB 1483381 GB 1355009
- (58) Field of search G3T H2F H2H

- (71) Applicant
 Hitachi, Ltd.,
 5—1 Marunouchi 1chome, Chiyoda-ku,
 Tokyo, Japan
- (72) Inventors Osamu Yamashiro Toyohiko Hongo
- (74) Agents
 Mewburn Ellis & Co.,
 70—72 Chancery Lane,
 London, WC2A 1AD


(54) Low Power Consumption Electronic Circuit

(57) A battery voltage is supplied to an electronic circuit such as a watch circuit through a step down circuit (1) constructed of capacitors (C₁, C₂) and switching MISFETs (Q₁ to Q₄). The step down circuit (1) performs a current converting operation as well

as a voltage converting operation. It connects the capacitors in series during a first time period and in parallel during a second time period. The output of the step down circuit (1) is stabilized in a voltage regulator (2). A crystal controlled oscillator (3) is powered by the stabilized output of the voltage regulator (2). A clock generator (11) provides clock pulses to a level shifting circuit (12) to control the switching MISFETs. An oscillation detector (10) supplied from the oscillator (3) through a frequency divider (5) detects whether the stabilized voltage has fallen below a predetermined value and controls the operation of the step down circuit (1) through the level shifting circuit (12). Thus, the operating current of the electronic circuit is reduced by a reduction in the operating voltage, thus increasing the life of the battery.



W








FIG. 3






A(F₃) B(F4) C(F₅) $D(L_1)$ E(L₂) F(L₃) G(Φi) Z2 Zı $H(\phi_2')$ — **Z**4 Z3 tiı t12 $I(\phi_3')$ tio ti3 ti4 t15 t16

- 1

FIG. 6

FIG.










FIG. 8












FIG. 13




FIG. 14





FIG. 15

A (A) V_{SS} B (ϕ_1) V_{SS} C (ϕ_2) V_{SS} E (ℓ_2) V_{CL} F (ℓ_3) V_{CL}






FIG. 18




FIG. 19




FIG. 20





FIG. 21



SPECIFICATION Low Power Consumption Electronic Circuit

The present invention relates to a low power consumption electronic circuit, and more particularly to a lower power consumption type electronic circuit which is operated by the voltage

An electronic circuit such as an electronic watch to be driven by a battery is required to be of low power consumption with a view to increasing the life of the battery.

Generally speaking, a circuit such as an electronic circuit (which will be shortly referred to as an "CMOS circuit"), which is constructed of 15 complementary type insulated gate field effect transistors, can have its current consumption reduced by dropping the voltage supply to be applied thereto.

Consequently, the power to be consumed by an electronic circuit as a whole can be reduced by 20 operating the circuit not with the voltage which is directly supplied from the battery, but with a voltage at a relatively low level which is supplied from a low current consumption voltage

25

35

60

However, in the above case, between the input and output terminals of the voltage regulator, there appears a voltage at a level which is equal to the difference between the battery voltage and the voltage supplied to the electronic circuit, and a current flows which is substantially equal to that consumed in the electronic circuit.

As a result, a relatively high power consumption takes place in the voltage regulator.

On the other hand, the current to be supplied by the battery is substantially reduced to a quantity equal to the reduction in the current consumed by the electronic circuit. Consequently it is difficult to substantially increase the life of the 40 battery.

It is therefore an object of the present invention to overcome partially or wholly the above referred to disadvantages.

According to the present invention there is 45 provided an electronic circuit including:

(a) a first node arranged to be supplied with a power supply voltage;

(b) a second node;

(c) a step down circuit including a plurality of 50 capacitors and a plurality of switching elements for connecting said capacitors in series during a first time period and in parallel during a second time period, said step down circuit being responsive to the power supply voltage supplied to said first node in order to supply a step down voltage to said second node;

(d) a voltage detector for detecting that said power supply voltage has fallen to a

predetermined value; and

(e) a controller reponsive to the detection signal which is supplied by said voltage detector, for controlling the step down circuit.

The present invention will now be described in greater detail by way of example with reference to 65 the accompanying drawings, wherein:-Figure 1 is a circuit diagram showing a first embodiment of an electronic circuit;

Figures 2A and 2B are circuit diagrams illustrating the operating principle of the 70 electronic circuit shown in Figure 1;

Figure 3 is a series of waveforms illustrating the operation of the circuit shown in Figure 1;

Figure 4 is a detailed logical circuit diagram showing blocks 5 and 11 of Figure 1;

Figure 5 is a series of waveforms illustrating 75 the operation of the circuit of Figure 4:

Figure 6 is a circuit diagram showing a level shifting circuit;

Figure 7 is a circuit diagram showing an 80 inverter circuit;

Figures 8 and 9 are graphs illustrating the characteristic curves of the circuit shown in Figure

Figure 10 is a circuit diagram showing a 85 second embodiment of an electronic circuit;

Figure 11 is a circuit diagram showing a third embodiment of an electronic circuit:

Figures 12A and 12B are circuit diagrams showing the operating principle of the circuit 90 shown in Figure 11;

Figure 13 is a series of waveforms illustrating the operation of the circuit of Figure 11;

Figure 14 is a circuit diagram showing a fourth embodiment of an electronic circuit;

Figure 15 is a series of waveforms illustrating the operation of the circuit of Figure 14;

Figure 16 is a circuit diagram showing a fifth embodiment of an electronic circuit;

Figure 17 is a graph illustrating the 100 characteristic curve of the circuit shown in Figure 16:

> Figure 18 is a detailed logical circuit diagram showing the block 28 of Figure 16;

Figure 19 is a series of waveforms illustrating 105 the operation of the circuit shown in Figure 16;

Figures 20 and 21 are circuit diagrams showing sixth and seventh embodiments of electronic circuits, respectively.

110 In the first embodiment shown in Figure 1, a stabilized power supply circuit is applied to an analog type electronic wrist watch, the latter only being shown in a block form.

In this embodiment, a lithium battery is used as 115 a battery power supply V_{ss}. It should be noted that a lithium battery has higher storage energy than a silver oxide battery of the same size.

Elements forming the circuit shown are constructed on a single semiconductor substrate 120 by the well-known CMOS ("complementary type metal oxide semiconductor") integrated circuit techniques, except for the battery power supply V_{ss} , capacitors C_1 , C_2 , C_{10} and C_{11} , a quartz crystal unit Xtal, a switch SW and a stepping motor M.

The semiconductor substrate is constructed, 125 although not shown, of n type single-crystalline silicon. On the semiconductor substrate, there are formed p-channel type insulated gate field effect transistors (hereinafter referred to as "MISFETs"). On the semiconductor substrate, moreover, there is formed a p-type well region which in turn is formed with n-channel MISFETs.

The MISFETs of the same conduction type are simultaneously fabricated by semiconductor integrated circuit device fabricating techniques so that they have substantially the same threshold voltages.

It should be noted that the references P₁ to P₁₀
10 appearing in Figure 1 indicate the external terminals of the semiconductor integrated circuit device.

The electronic circuit includes a step down circuit 1 which makes use of the charges on capacitors. The step down circuit 1 comprises: a switching MISFET Q₁; a capacitor C₁; a switching MISFET Q₃ and a capacitor C₂, which are connected in series between the battery voltage terminal P₁ and an earth terminal P₂; a switching MISFET Q₂ which is connected in parallel with a series circuit consisting of the capacitor C₁ and the switching MISFET Q₃; and a switching MISFET Q₄ which is connected in parallel with the series circuit consisting of the switching MISFET Q₃ and the capacitor C₂.

The respective switching MISFETs Q₁ to Q₄ are of the n-channel type, so that the battery voltage supplied to the terminal P₁ has a negative polarity. The MISFETs Q₁ to Q₄ have p-type well regions 30 (although not shown) which are independent of one another are formed as the semiconductor

integrated circuit.

In order to minimize the voltage drop due to the substrate effect, the switching MISFET Q₁ has 35 its substrate gate, i.e., its p-type well region electrically connected with the terminal P₁, whereas the switching MISFET Q₂ has its substrate gate electrically connected with a terminal P₃. Likewise, the switching MISFET Q₃ 40 has its substrate gate electrically connected to a terminal P₅.

The semiconductor substrate acting as a common substrate gate for both the p-channel type switching MISFET Q₄ and a variety of p-channel type MISFETs for constructing such various circuits as will be described hereinafter is electrically connected to earth through the terminal P₂.

The capacitors C₁ and C₂ are required to have a relatively large capacitance such as 0.001 μF to 0.1 μF because their respective charge voltages are used as the power supply voltage to be supplied to a voltage regulator 2. However it is difficult to incorporate the capacitors having large values of capacitance into a semiconductor integrated circuit (which will hereinafter be referred to as "IC"). In the embodiment shown, the capacitors C₁ and C₂ are connected to the IC through the external terminals P₃, P₄ and P₅.

The switching MISFETs Q₁ to Q₄ have their gates supplied with the output clock pulses Ø₁' to Ø₃' of a clock generator 11 via a level shifting circuit 12.

The switching MISFET \mathbf{Q}_1 and \mathbf{Q}_3 are simultaneously rendered conductive by clock

pulses \emptyset_2 and \emptyset_1 , respectively, whereas the switching MISFETs Ω_2 and Ω_4 are simultaneously rendered conductive by the clock pulses \emptyset_3 and \emptyset_1 during a time period different from that whilst the 70 switching MISFETs Ω_1 and Ω_3 are conductive.

Referring to Figure 2A the capacitors C₁ and C₂ are connected in series with the result that the switching MISFETs Q₁ and Q₃ are rendered conductive. At this state, the capacitors C₁ and C₂ of the series connection are charged by the voltage of the battery supply V_{SS}.

Referring to Figure 2B, the capacitors C_1 and C_2 are connected in series, with the result that the switching MISFETs Q_2 and Q_4 are rendered conductive.

The output voltage of the step down circuit 1 is obtained across the terminals of the capacitor C₂.

By making the values of capacitance of the capacitors C₁ and C₂ relatively large, the output voltage of the step down circuit 1 in the state of Figure 2A takes a value which is substantially determined both by the voltage of the battery supply and by the voltage dividing ratio determined by the capacitors C₁ and C₂, whereas the output voltage of the step down circuit 1 in the state of Figure 2B takes a value which is determined by the combined stored charges of the parallel connected capacitors C₁ and C₂.

By making the values of capacitance of the capacitors $\rm C_1$ and $\rm C_2$ equal to each other, the output voltage of the step down circuit 1 in the state of Figure 2A and the output voltage of the step down circuit 1 in the state of Figure 2B can be reduced to a substantially identical value, i.e., substantially one half as high as the voltage of the battery supply $\rm V_{ss}$.

100

By the series-parallel converting operations of the capacitors $\mathbf{C_1}$ and $\mathbf{C_2}$, as has been described above, the current which flows from the battery supply $\mathbf{V_{ss}}$ is substantially one half as high as the current which flows to the voltage regulator 2.

As will be apparent from the operations of the step down circuit 1, the switching MISFETs Ω_1 and Ω_3 may be rendered conductive in a manner to complement the switching MISFETs Ω_2 and Ω_4 . For this purpose, the switching MISFETs Ω_1 , Ω_3 and Ω_4 can be driven by an identical clock pulse, whereas the switching MISFET Ω_2 can be driven by the clock pulse which has a phase opposite to the clock pulse for driving the MISFETs Ω_1 , Ω_3 and Ω_4 .

In this case, however, by the leading and trailing edge characteristics of the clock pulses, both the switching MISFETs Q₁ and Q₂ and both 120 the switching MISFETs Q₁ and Q₄ are simultaneously rendered conductive in a transient manner so that the following disadvantages result.

First of all, if the switching MISFETs Q₁ and Q₂
125 are simultaneously rendered conductive, the
battery supply V_{ss} and the capacitor C₂ are
coupled through those MISFETs Q₁ and Q₂. As a
result, the charging voltage of the capacitor C₂ is
raised to a higher value than that which is
130 determined by the voltage dividing ratio of the

capacitors C₁ and C₂. In accordance with the rise in the charging voltage of the capacitor C2, the voltage to be supplied to the voltage regulator 2 is raised so as to increase the power loss in itself.

Likewise, when the switching MISFETs Q, and Q, are simultaneously rendered conductive, the charging voltage of the capacitor C, is raised. As a result of the rise of this capacitor C1, the charging voltage of the capacitor C, is raised when the 10 parallel converting operation is started. As a result, the power loss in the voltage regulator 2 is increased.

In order to prevent the increase in the power loss, the clock pulses ϕ_1' to ϕ_3' are made to have such timings as are shown in Figures 5G to 5I,

respectively.

When the clock pulse Ø1 is raised to a high level at the time t₁₀, so as to be substantially equal to earth potential, the clock pulse \emptyset_2 is 20 raised to a high level at a time t₁₁ after a time period Z₁ has elapsed from the time t₁₀. When a time period Z, has elapsed after the clock pulse Ø2' has fallen to a low level which is substantially equal to the voltage V_{cL}, the clock pulse Ø₁' falls to a low level. Likewise, when a time period Z₃ has elapsed after the clock pulse Ø1' has fallen to the low level, the clock pulse \emptyset_3 is raised to the high level. When a time period Z₄ has elapsed after the clock pulse Ø3' has fallen to the low level, the clock pulse \emptyset_1 is raised again to the high level.

The voltage regulator 2 receives the output voltage of the step down circuit 1 through its input line l2 supplies a constant voltage at its output line la. The output voltage of the voltage regulator 2 is set to such a value as is dropped to the vicinity of the operating lower limit voltage of each electronic circuit.

The nominal electromotive voltage of the ≥40 lithium battery is about 3 V so that the output voltage of the step down circuit is accordingly set to about 1.5 V. Consequently, the operating lower limit voltage of the various circuits is set to 1.2 V.

The voltage regulator 2 comprises: a p-channel 45 type control MISFET Q14 which has its drain coupled to the input line l2 and its source coupled to the output line la; a differential amplifier 20 for supplying a control voltage to the gate of the control MISFET Q14; a reference voltage generator 50 21 for supplying a reference voltage to the difference amplifier 20; and a level shifting circuit

The reference voltage circuit 21 comprises MISFETs Q_6 to Q_8 and a resistor R_7 .

The MISFET Q_s has its gate and drain connected to generate such a constant voltage between its drain and source as substantially corresponds to the threshold voltage thereof. This constant voltage is supplied to the gate of the 60 MISFET Q₁. This MISFET Q₂ establishes at its drain a drain current at such a level as is determined by both the constant voltage supplied to the drain thereof and the resistance of a

resistor R, connected to the source thereof.

65

MISFET O_s forming a part of a current mirror circuit so that a drain current for biasing the MISFET Q_a is accordingly supplied from the drain of the MISFET Q.

The output voltage of the reference voltage circuit 21, i.e., the drain voltage of the MISFET Q is used as the gate bias voltage of the differential and constant current MISFETs Q_{11} and Q_{13} of the differential amplifier 20 and the constant current MISFET Q₁₆ of the level shifting circuit 22.

It should be noted that in the reference voltage circuit 21, immediately after the battery supply V_{ss} is connected between the terminals P_1 and P_2 , the MISFET O₆ has its gate electrode potential maintained at earth potential for a predetermined time by the stray capacitance of the circuit. The MISFET Q_e is rendered conductive by the voltage between its gate and source. As a result, the reference voltage circuit 21 is started when the battery supply V_{ss} is connected.

The level shifting circuit 22 comprises: the constant current MISFET Q18; and a level shifting MISFET Q₁₅ connected in diode configuration so as to generate a voltage at a level which has fallen by an amount equal to the threshold voltage of the level shifting MISFET Q₁₆ from the voltage

at the output line la.

105

The differential amplifier 20 comprises: the differential MISFETs Q_{11} and Q_{12} ; a constant current MISFET Q₁₃ which is connected to the common sources of the differential MISFETs Q11 and Q_{12} ; and MISFETs Q_9 and Q_{10} which are connected to the drains of the MISFETs Q11 and Q_{12} in order to form a current mirror circuit.

In the differential amplifier 20, the common gates of the differential MISFETs \mathbf{Q}_{11} and \mathbf{Q}_{12} and the drain of the differential MISFET \mathbf{Q}_{12} constitute a non-inverting input terminal, an inverting input terminal and an output terminal, respectively.

A constant voltage substantially equal to the threshold voltage of the MISFET Q_a is applied to the gate of the MISFET Q11, which acts as the non-inverting input terminal of that differential amplifier 20, whereas the stabilized output 110 voltage V_{CL} of the MISFET Q₁₂, which acts as the inverting input terminal, is applied through the MISFET Q₁₅ to the gate of the MISFET Q₁₂, which acts as the inverting input terminal.

The differential amplifier 20 controls the 115 impedance of the MISFET Q14 such that the voltage having its level shifted by the threshold voltage of the MISFET Q₁₅ becomes equal to the constant voltage generated by the MISFET Og.

As a result, the stabilized output voltage V_{CL} to 120 be generated at the output line i, has a value equal to the sum of the voltage between the drain and source of the MISFET Q₈ and the voltage having its level shifted by the MISFET Q15.

The stabilized output voltage VcL is set at a 125 value close to the operating lower limit voltage of the circuit both by suitably designing the respective sizes of the MISFETs Q_8 and Q_{15} and by setting the bias current voltage thereof.

Incidentally, as a result that all the respective The drain current of the MISFET Q, flows to the 130 MISFETs of the circuits described above, have

mutually similar threshold voltages, the stabilized output voltage $V_{\rm cl}$ is automatically set to a value which is suitable for the supply voltage for the circuits irrespective of both the dispersion in the absolute values of the threshold voltages of the respective MISFETs and fluctuations due to temperature.

In the case where the operating lower limit voltage of the above described circuits is 10 increased by an increase in the threshold voltage of the p-channel MISFETs of the above circuits, the output voltage of the reference voltage circuit 21 is increased by an increase in the threshold voltage of the p-channel MISFET Q. As a result, a 15 properly raised voltage V_{CL} is supplied from the voltage regulator 2. Likewise, in the case where the operating lower limit voltage of the above circuits is increased by an increase in the threshold voltage of the n-channel MISFET of the 20 above circuits, the voltage having its level shifted by the level shifting circuit 22 Is increased by an increase in the threshold voltage of the n-channel MISFET Q₁₅. As a result, the output voltage V_{CL} is properly raised.

25 Likewise, in the case where the operating lower limit voltage of the above circuits is reduced, the voltage V_{ct} is also properly reduced. The circuits 20 to 22 can be operated by a very

The circuits 20 to 22 can be operated by a very small bias current such as 10 nA, by suitably 0 designing their respective MISFETs $\Omega_{\rm B}$ to $\Omega_{\rm 1B}$ and the resistor R₁.

The supply voltage for operating the differential amplifier 20 is supplied from the step down circuit 1, whereas the power supply voltage for operating the reference voltage circuit 21 is supplied directly from the battery source V_{ss}.

If the reference voltage circuit 12 is constructed such that it is operated directly by the battery supply V_{ss}, as has been described
40 hereinbefore, a constant voltage to be used as a satisfactory reference voltage can be supplied from the reference voltage circuit 21 even if the battery voltage is reduced by the consumption from the battery. Incidentally, the reference

voltage circuit 21 Is sufficient to generate a constant voltage at a relatively low level which corresponds to the level of the threshold voltage of the MISFET Q_a. In order to further reduce the power consumption of the reference voltage
 circuit 21, therefore, the supply voltage may be obtained from the step down circuit 1 in similar

manner to the differential amplifier 20.

It should be noted that a capacitor C_4 , which is

connected between the gates of the MISFET Q₁₄ and earth, is provided partly to prevent the voltage regulator 2 from oscillating and partly to prevent the fluctuations in the step down voltage generated by the step down voltage 1 from being transmitted to the gate of the MISFET Q₁₄ by the overlap capacitance (i.e., the drain-gate capacitance), which exists between the drain and gate of the MISFET Q₁₄, whereby the stabilized output voltage V_{CL} is prevented from fluctuating.

That capacitance is set to a relatively large value 65 such as 20 pF to 40 pF.

The stabilized output voltage V_{ct} is used as the supply voltage for circuits to be described in the following.

The electronic circuits further include an oscillator 3 which is designed to generate a reference frequency signal of 32.768 KHz.

The oscillator 3 comprises an inverter IV, acting as an amplifier; an oscillation stabilizing resistor R₃; a bias resistor R₂; a quartz crystal unit 75 X_{tal}; and capacitors C₁₀ and C₁₁.

Referring to Figure 7, the inverter IV, comprises an n-channel type MISFET Q₂₀ and a p-channel type MISFET Q₂₁, and is operated by the supply voltage V_{ct} which is supplied from the voltage regulator 2.

The capacitors C_{10} and C_{11} for determining the oscillation frequency together with the quartz crystal unit X_{tel} are selected from those, which have capacitances of a predetermined

85 temperature coefficient, with a view to reducing the temperature coefficient of the oscillation frequency and are formed as external elements from the IC.

The inverter in Figure 7 is designed to have an output voltage characteristics against an input voltage V_I which is indicated by a curve B of Figure 8 if its operating voltage Is made equal to the battery voltage V_{SS}.

The p-channel type MISFET Q₂₁ is rendered conductive when the input voltage V₁ is made higher than the threshold voltage V_{thp} thereof, whereas the n-channel type MISFET Q₂₁ is rendered conductive when the input voltage V₁ becomes lower than the value which is calculated by subtracting the threshold voltage V_{thn} from the voltage V_{CL} on the line I₃. As a result, a current flows, as indicated by a broken curve B of Figure 9, through the source-drain paths of the series connected MISFETs Q₂₀ and Q₂₁ in accordance with the change in the input voltage V₁.

On the other hand, in the case where the conductive and non-conductive states of the MISFETS Q₂₁ and Q₂₂ are inverted subsequent to the state, at which the potential at an output node 110 N₀ is held substantially at earth potential, by the conductive state of the MISFET Q₂₁ and then by the non-conductive state of the MISFET Q₂₀, the charging current flows into a capacitor C₀, which is coupled to the output node N₀, through the MISFET Q₂₀ from the line I₃.

As a result, the power to be consumed by the inverter shown in Figure 7 is determined by both the through current, which is established as a result that the MISFETs Ω_{20} and Ω_{21} are simultaneously rendered substantially conductive, and the charging and discharging currents to and from the capacitor C_0 .

The range of the input voltage V_j, within which the through current flows in accordance with the 125 reduction in the voltage V_{ct} on the line I₃, is reduced, and the level of the through current itself is reduced.

Moreover, since the changing range of an output voltage V_o is reduced in accordance with 130 the voltage V_{cL} on the line I₃, the charging and

25

65

discharging currents which flow through the capacitor C_0 are reduced.

As a result, the inverter of Figure 7 has its

power consumption reduced.

It should be noted that a curve A of Figure 8 illustrates the output voltage characteristics against the input voltage of the inverter in the case where the output voltage $V_{\rm CL}$ of the voltage regulator 2 is supplied to the line $I_{\rm 3}$, whereas a solid curve A of Figure 9 illustrates the through current waveforms when the inverter is designed to have the characteristics of the curve A of Figure 8.

The oscillator 3 of Figure 1 generates a

reference frequency signal having a waveform similar to a sine wave. This reference frequency signal is supplied to an inverter 4 acting as a waveform shaping circuit which is receptive to the voltage V_{CL} on the line I₃ as the supply voltage.

As a result, the inverter 4 generates the reference frequency signal, which has its waveform shaped as the pulse signal, in accordance with the sinusoidal reference frequency signal supplied by the oscillator 3.

The output signal of the inverter 4 is supplied through a line I₅ to the input terminal of a

frequency divider 5.

As shown in Figure 4, this frequency divider 5 comprises sixteen filp-flops FF1 to FF16 connected in series and an inverter IV₂.

Each of the flip-flops FF1 to FF16 is designed so that the output signals at output terminals Q and Q are inverted in synchronism with the trailing edge of the clock signal which is applied to the clock input terminal Ø thereof.

As a result, in accordance with the reference pulse signal of 32.768 KHz, which is supplied through the line I₅ from the inverter 4, a pulse 40 signal of 16.384 KHz is generated at the output terminal of the flip-flop FF1, and a pulse signal of 8.192 KHz is generated at the output terminal of the flip-flop FF2. Likewise, a pulse signal of 0.5 Hz is generated at the output terminal of the flip-flop 45 FF16 at the final step.

The output pulse signals at the respective frequencies, which are output from the frequency divider 5, are supplied through a line I_{13} or I_{14} to a

waveform shaping circuit 6.

This waveform shaping circuit 6 is provided to generate a pulse signal for driving a bipolar drive stepping motor M and consists of a suitable gate circuit, although not shown, which is receptive to the voltage V_{CL} on the line I₃ as the supply voltage.

The waveform shaping circuit 6 supplies a pulse signal which has its level raised substantially to the voltage V_{CL} and which is fed alternately every other second to lines I₁₅ and I₁₆.

60 In order to reduce the average of the drive current to flow into the bipolar drive stepping motor M, the pulse signals of the lines I₁₅ and I₁₆ have their levels raised to a high one during their one period, e.g., for 15.6 ms.

It should be noted that the signal level, which

is reduced substantially to earth potential in a manner to correspond to the fact that the supply voltage supplied to the external terminal P₁ of the IC has a negative polarity, is deemed to be high, and the signal level, which is changed substantially to the supply voltage level of the circuit, it deemed to be low.

The output pulse signal of the waveform shaping circuit 6 is supplied through a level shifting circuit 7 to output buffer circuits 8 and 9.

The output pulse signals of the output buffer circuits 8 and 9 are supplied through the external terminals $P_{\rm B}$ and $P_{\rm P}$ to the energizing winding L of the bipolar drive stepping motor M.

As a result that the output voltages of the output buffer circuits 8 and 9 are reduced from the high level to the low level for the period of 15.6 ms every other second, the drive current having its polarity inverted for one second is supplied to the energizing winding L.

85

As a result, the rotor R of the stepping motor M is rotated a predetermined rotational angle every second. The gear trains of the watch (not shown) are driven once a second by the rotor R.

90 The bipolar drive stepping motor M usually requires such a drive current as is considerably larger than, the operating current of the respective circuits.

The output buffer circuits 8 and 9 are so 95 designed that they operate in a manner to use the battery voltage supply $V_{\rm SS}$ as a direct supply.

By means of the connections described above, the load current of the voltage regulator 2 can be reduced, and the drive current of the stepping motor M is not supplied from the voltage regulator 2 so that the voltage V_{CL} on the line I₃ can be sufficiently stabilized notwithstanding that the drive current is intermittently generated.

Moreover, the supply voltage of the output

105 buffer circuits 8 and 9 is freed from the influences
due to the voltage drop which takes place in the
voltage regulator 2. Consequently, even at the
state in which the voltage of the battery supply
V_{ss} has been relatively reduced, a sufficiently

110 large drive current can be supplied to the stepping
motor M through the output buffer circuits 8 and

These output buffer circuits 8 and 9 consist of a complementary type inverter as is shown in 115 Figure 7. When the inverter of Figure 7 is

operated by the battery voltage supply V_{ss} , the input voltage V_i at the level of the battery voltage supply V_{ss} is required for rendering the n-channel type MISFET Q_{20} sufficiently non-conductive.

120 The pulse signal supplied from the waveform shaping circuit 6 to the lines I₁₅ and I₁₆, as described above, is set to have its low level the same as that of the stabilized constant voltage V_{ci}. Accordingly, the level shifting circuit 7 is designed so as to shift the level of the low level

designed so as to shift the level of the low level output signal of the waveform shaping circuit 6 to the low level signal at the voltage level of the battery voltage supply V_{SS}.

As shown in Figure 6, the level shifting circuit 7 130 comprises: MISFETs Q_{20} to Q_{23} which are

operated by using the voltage $\rm V_{SS}$ as the supply voltage; and MISFETs $\rm Q_{24}$ and $\rm Q_{25}$ which are operated by using the voltage V_{CL} as the supply voltage so as to generate an inverted signal in response to the input voltage V_i.

The electronic circuits also include a time adjusting circuit 13, which is responsive to the signal from a key switch SW through an external terminal P₁₀ in order to supply a line I₁₂ with a 10 signal for resetting the frequency divider 5. The time adjusting circuit 13 is designed to feed the line l₁₂ with a high level signal for a predetermined time irrespective of the operation of the key switch SW when the battery voltage supply is connected.

The clock generator 11 generates the clock. pulses \emptyset_1' to \emptyset_3' for operating the step down circuit 1, as has been described in the above. In an alternative form, the clock generator 11 can be modified so that it consists of: an oscillator which is made operative to generate a reference clock by using the battery voltage supply $V_{\boldsymbol{s}\boldsymbol{s}}$ as a direct supply; and a logical circuit which is receptive to the output of the oscillator.

In the present embodiment shown in Figure 1, the reference clock 11 is supplied from the frequency divider 5. It is therefore unnecessary to provide the oscillator in the clock generator 11 and this prevents both the undesired increase in 30 the power consumption by the circuit and in the number of the circuit elements required in the semiconductor integrated circuit device.

Moreover, the clock generator 11 is designed so that it receives the voltage, which is dropped 35 by the voltage regulator, as the supply voltage in place of the voltage of the battery voltage source

V_{ss}. Since the low level of the output clock signal of the clock generator 11 is not sufficient for switching the MISFETs Q₁ and Q₂ of the step down circuit 1, the level shifting circuit 12 is provided.

The level of shifting circuit 12 is designed in similar manner to the level shifting circuit 7 as is 45 shown in Figure 6. The level shifting circuit 12 is designed to have a relatively simplified construction in order to reduce the power consumption.

On the contrary, the clock generator 11 is 50 designed to have such a relatively complex construction as to consume relatively high power, as is apparent from the detailed circuit shown in Figure 4.

Consequently, the construction, in which the 55 supply voltage of the clock generator 11 is dropped by the step down circuit 1 and the voltage regulator 2 as in the above, can effect a lower power consumption than the construction, in which the level shifting circuit 12 is dispensed 60 with by operating the clock generator 11 directly with the voltage from the source of battery voltage V_{ss}.

In the case where the output voltage of the step down circuit 1 is zero, the oscillator 3 is not 65 operated so that no clock pulses are generated for supplying to the step down circuit 1.

In order that the voltage necessary for the operation of the oscillator may appear on the line I_3 when the battery voltage supply V_{88} is 70 connected, the necessary voltage has to be supplied by the step down circuit 1 even if the oscillator 3 is left inoperative.

The switching MISFETs Q1, Q2 and Q3 have their gate potentials raised to the high level such as earth potential, at the instant when the battery is connected by capacitors such as stray capacitances which are connected between their respective gates and earth, so that they are rendered conductive. As a result, the input line I, of the voltage regulator 2 is supplied with the voltage. However, if at least one of the switching MISFETs Q, and Q2 is rendered non-conductive before the voltage to be supplied to the input line 12 is raised to the desired level, a signal generating circuit such as the oscillator is not supplied with a sufficient operating voltage.

In order that the voltage at a desired level may be supplied to the line I2 when the battery voltage supply V_{ss} is connected, the switching MISFETs Q, to Q, of the step down circuit 1 are positively and simultaneously rendered conductive.

As a result, a voltage substantially equal to that of the battery voltage supply V_{ss} is supplied from the step down circuit 1 so that a predetermined 95 voltage is accordingly supplied from the voltage regulator 2.

The start state, i.e., the state, at which the switching MISFETs Q1 to Q3 are simultaneously rendered conductive, is continued for a period until the oscillator 3 is rendered sufficient oscillatory. As a result, the operation of the respective circuits of Figure 1 are ensured.

In order to achieve the starting state, a latch circuit is provided and designed to be set by the rise of the supply voltage V_{ss} when the battery is connected, and to be reset by the rise of the output signal at a predetermined output step of the frequency divider 5, whereby the switching MISFETs Q₁ to Q₂ are simultaneously rendered 110 conductive on the basis of the output signal of the latch circuit.

In the oscillator 3 which is operated by a relatively low voltage it should be taken into consideration that it takes a relatively long time for the oscillator 3 to be brought into a sufficiently stable oscillator state after the voltage supply has been connected and that the operation of the oscillator 3 midway of the start of the oscillating operation is made relatively unstable by fluctuations in the supply voltage.

In the case where the starting state is ended, the output voltage of the step down circuit 1 starts to drop from a voltage substantially equal to the voltage of the battery supply V_{ss}. In fact, the voltage regulator 2 is not a fully stabilized circuit so that its output voltage is effected by changes in the input voltage. The output voltage of the voltage regulator 2 is slightly reduced in accordance with the reduction in the output 130 voltage of the step down circuit 1 and fluctuates

in accordance with such fluctuations in the output voltage of the step down circuit 1 as accompany the start of the switching operation of the

switching MISFETs Q₁ to Q₄.

As a result, the operation of the oscillator 3 may become unstable immediately after the starting state has ended. If the period of the clock pulse applied to the step down circuit 1 is changed in accordance with the unstableness in 10 the oscillations, the changing amplitude of the output voltage of the step down circuit 1 is accordingly increased, and the operation of the oscillator 3 may be interrupted.

The sequential switching operations of the 15 switching MISFET Q₁ to Q₄ of the step down circuit 1 are interrupted by the interruption of the operation of the oscillator 3 so that the voltage on the line I, is further reduced. In the complementary type MISFET circuit constituting

20 the level shifting circuit 12, as shown in Figure 6, if the complementary inverter circuit comprising the MISFETs Q24 and Q25 is rendered substantially nonconductive by the reduction in the voltage Va whilst the MISFET Q22 is conductive, the following

25 undesired circuit operations occur.

When the voltage V_{CL} is dropped, the n-channel type MISFET Q_{24} is not rendered conductive even if the input voltage Vi is raised to the high level such as zero volts or earth potential. 30 As a result the MISFET Q₂₄ is left non-conductive, and the MISFTET O23 cannot be rendered conductive.

Consequently, in the circuit shown in Figure 1, if the output voltage VcL of the voltage regulator 2 35 is reduced to a lower level than the operating lower limit voltage of the complementary inverter by a drop in the voltage on the line I2, the level shifting circuit 12 ceases to generate the clock pulses at a level which can simultaneously render 40 the switching MISFETs Q, to Q3 conductive

As a result, in the case where only the latch circuit is provided for the purpose of the starting operation, in order to re-start the oscillations from the state at which the oscillations ceased, it 45 becomes necessary to restore the starting latch circuit to its initial state by a process of once removing the battery voltage source and to release the latch operation with the MISFETs Q22 and Q_{20} of the level shifting circuit 12.

It is possible to prevent the voltage V_{CL} from being reduced to the undesired level by the provision of an oscillation detector 10 after the voltage supply has been connected. As a result, the operation of the oscillator 3, which has ceased to operate for the reason given above, is

restarted.

The oscillation detector 10 comprises: inverters IV2 to IV6, which are operated by the supply voltage V_{CL} on the line I₃; an exclusive OR 60 circuit EOR; resistors R4 and R5; and capacitors C₁₂and C₁₃

The oscillation detector 10 is supplied with a predetermined output of the frequency divider 5, e.g., the inverted output Q of the flip-flop circuit

FF₅ of Figure 4.

The operation of the oscillation detector 10 will now be described with reference to the waveforms shown in Figure 3.

At a time t_0 , the battery voltage supply $V_{\underline{s}\underline{s}}$ is connected. Since the exclusive OR circuit EOR has its two input terminal receiving the signals at such a high level as is substantially equal to earth potential, it generates a signal at a low level substantially equal to the supply voltage V_{c1}, as 75 Indicated by a waveform C In Figure 3. The MISFET Q₁₇ is rendered non-conductive by the low level output signal of the exclusive OR circuit EOR. The signal at the input terminal of the inverter IV₅ acting as a waveform shaping circuit 80 has its level raised to a high level by the capacitor C₁₃ which is substantially equal to earth potential,

as indicated by a waveform E in Figure 3. The output signal of the inverter IV, is correspondingly raised to the high level as indicated by a

85 waveform F in Fig. 3.

In accordance with the oscillation starting characteristics of the quartz crystal unit Xtal, the reference frequency signal starts to be supplied from the oscillator 3 at a time t1, as indicated by a

90 waveform A in Fig. 3.

As a result that the amplitude of the output reference frequency signal of the oscillator 3 is made sufficiently large at a time t2, the frequency divider 5 starts to respond to the reference pulse 95 signal which is supplied through the waveform shaping circuit 6.

As a result that a predetermined number of reference pulse signals are applied after the time t2, a signal, which is made to have the low level at 100 a time t3, as indicated by a waveform B in Fig. 3, is supplied from the frequency divider 5 to a line la

The exclusive OR circuit EOR is supplied with an input signal which becomes incoincident for such a delay period as is determined by a delay 105 circuit including the inverters IV2 and IV3, the resistor R4 and the capacitor C12. As a result, the exclusive OR circuit EOR generates a signal which has the high level for a period corresponding to the delay time period.

110 By means of the high level signal of the exclusive OR circuit EOR, a MISFET Q₁₇ is rendered conductive so that the output signal of the inverter IV₄ is made to have the low level. As a result, the capacitor C₁₃ is supplied with the low

115 level signal of the inverter IV4 through the MISFET Q₁₇. This MISFET Q₁₇ is rendered non-conductive in accordance with the fact that the output signal of the exclusive OR circuit EOR is made to restore the low level. As a result, the low level signal is

120 held in the capacitor C₁₃. Likewise, each time the signal level to be supplied from the frequency divider 5 to a line l_9 at and after a time t_4 , the capacitor C₁₃ is supplied with the low level signal. As a result, a signal is generated on a line l21

125 which is shown by a waveform E in Fig. 3. In a manner to correspond to the low level signal on the line l21, a low level signal as indicated by a waveform F in Fig. 3 is supplied by the inverter IV, to a line I22.

The low level signal supplied by the inverter IV. 130

is the oscillatory operation detecting signal of the oscillator 3.

In order that the oscillatory operation detecting signal may be changed from the low to high level before the output voltage V_{CL} of the voltage regulator 2 has dropped to the operating lower limit voltage of the circuit, such as the clock generator 11 or the level shifting circuit 12, as a result of the oscillation interruption of the oscillator 3, the resistor R_{B} is connected in parallel with the capacitor C₁₃.

As a result, if the oscillating operation of the oscillator 3 is interrupted as in the case immediately after the starting state has ended, the step down circuit 1 is made to automatically

restore the starting state.

The frequency divider 5 and the clock generator 11 are shown in detail in Fig. 4.

The clock generator 11 comprises latch circuits 20 LA, to LA, NAND circuits ND, to ND, and an inverter IVa. Each of the latch circuits LA, to LA consists of two NOR circuits. The latch circuits LA, and LA2, the NAND circuit ND, and the inverter IV_a together constitute a start control 25 circuit.

By means of the latch circuit LA₁, the high level signal on the line le is deemed as a set signal, and the high level signal on a line I₁₀ is deemed as a reset signal. Likewise, by means of the latch 30 circuit LA₂, the high level signal on a line l₂₃ is deemed as a set signal, and the high level signal on the line l₂₂ is deemed as a reset signal.

When the battery voltage supply V_{ss} is connected, the respective flip-flops FF1 to FF16 constituting the frequency divider 5 are respectively reset by the high level signal which is supplied through the line I12 from the time adjusting circuit 13.

The latch circuit LA, is set by the high level 40 signal, as indicated by a waveform B in Fig. 3, which is supplied through the line In from the flipflop FF5.

The latch circuit LA2 is reset by the high level signal, as indicated by a waveform F in Fig. 3, 45 which is supplied through the line i22 from the oscillation detector 10. As a result, the signal, which is supplied from the latch circuit LA2 to a line I24, has the low level at the time to, as indicated by a waveform H in Fig. 3.

When the signal on the line l22 has the low level in response to the oscillation detection by the oscillation detector 10 at the time t₃, as indicated at the waveform F in Fig. 3, the latch circuit LA2 is released from its reset state. As a 55 result, the set signal is not supplied to the line l₂₃ at the time t3, and the signal on the line 124 is held at the low level, as indicated by the waveform H

At a time t_s one second after the frequency 60 divider 5 has started its frequency dividing operation, the non-inverting output of the flip-flop FF16 is changed from the low level to the high level, as indicated by the waveform C in Fig. 3. The latch circuit LA, is correspondingly reset. 65

A NAND circuit ND, has its two input terminals

receiving such signal as are simultaneously made to have the high level only for the delay period of a NOR circuit NR, of the latch circuit LA,

The result is that the high level signal indicated 70 by a waveform G in Fig. 3 is supplied to the line l₂₃ through an inverter IV from the output of the NAND circuit ND,.

The latch circuit LA2 is set by the high level signal on the line l_{23} so that the high level signal as indicated by the waveform H in Fig. 3 is supplied to the line l_{24} .

The low level signal on the line l24 is deemed as

a starting state indicating signal. The clock pulses \emptyset_1' to \emptyset_3' output from NAND circuits ND₅ to ND₇, respectively, simultaneously have the high level in accordance with the

starting state indicating signal.

The clock pulses \emptyset_1' to \emptyset_3' are supplied through the level shifting circuit 12 to the switching 85 MISFETs Q, to Q4 of the step down circuit 1.

When steady operation is indicated by the fact that the signal on the line l₂₄ has the high level, the clock pulses \emptyset_1' to \emptyset_3' are changed in the following manner.

The output signals at the non-inverting output terminals of the flip-flops FF3 to FF5 of the frequency divider 5 are illustrated by waveforms A to C in Fig. 5.

The NAND circuit ND5 generates by means of 95 the connections shown in Fig. 4, the clock signal in phase with the output signal of the flip-flop FF5, as indicated by a waveform G in Fig. 5.

A latch circuit LA₃ generates such a signal as is indicated by a waveform D in Fig. 5 in response to 100 both the non-inverting output signal of the flipflop FF3 and the inverted output signal of the flipflop circuit FF5.

A NAND circuit ND₂ generates such a signal as is indicated by the waveform F in Fig. 5 upon 105 reception of the non-inverting output signals of the flip-flop circuits FF3 and FF4.

A NAND circuit ND₃ is supplied with the output signals of the latch circuit LA3 and the NAND circuit ND2, and the NAND circuit ND8 is supplied 110 with the output signal of the NAND circuit ND, so that such a clock signal Ø2' as is indicated by a waveform H in Fig. 5 is output from the NAND circuit ND₈.

Likewise, a latch circuit LA₄ generates a signal 115 as is indicated by waveform E in Fig. 5 upon reception of the non-inverting output signals of the flip-flop circuits FF3 and FF5.

The NAND circuit ND, generates a clock signal \emptyset_3 as is indicated by a waveform I in Fig. 5 in 120 response to the output signals of the latch circuit LA4 and the NAND circuit ND2.

By means of the clock signal Ø, of Fig. 5, the switching MISFET Q3 of the step down circuit 1 of Fig. 1 is rendered conductive during the period of

125 t_{10} to t_{13} of one period t_{10} to t_{16} of the clock signal. The switching MISFET Q, is rendered conductive from the time after the time period Z, has elapsed from the time t₁₀ and is rendered nonconductive at the time t₁₂ which is earlier by the

130 time period Z₂ than the time t₁₃.

The switching MISFET Q is rendered conductive for the time period from the time t₁₃ to

The switching MISFET Q2 is rendered conductive from the time after the time period Z₃ has elapsed from the time t₁₃ and is rendered nonconductive at the time t_{16} which is earlier by the time period Z₄ than the time t₁₆.

Accordingly, the undesired rise in the output 10 voltage of the step down circuit 1 can be prevented.

As is well known in the art, the capacitance of a battery is determined by the product of the discharging current (or output current) of the 15 battery and the time period. For the identical capacitance, a battery having a larger electromotive force will have a larger storage energy. The electromotive force of the silver oxide battery is about 1.5 V, whereas the lithium 20 battery has an electromotive force of about 3 V. Therefore, the lithium battery has a storage

energy per unit volume about twice as large as that of the silver oxide battery.

In the case of the alternative form, where the 25 step down circuit 1 is omitted, the voltage regulator 2 is directly supplied with the voltage of the battery power supply V_{ss} . In this case, by the use of the voltage regulator 2, such currents based upon both the through current and the 30 charging and discharging currents to and from the capacitors as are to be consumed by the respective circuits to receive the output voltage of the voltage regulator 2 can be reduced. However, a current substantially equal to that which flows 35 through the voltage regulator 2 will flow through the battery so that the characteristics of the lithium battery having a high storage energy cannot be sufficiently utilized.

By means of the step down circuit 1 and the 40 voltage regulator 2, the current to be supplied from the lithium battery can be reduced to 1/2 if the current which flows from the voltage regulator 2 to the electronic circuit is indicated by I. Moreover, the voltage to be applied to the 45 voltage regulator 2 can be reduced to one half of the battery voltage V_{ss}. As a result, the power loss at the voltage regulator 2 can be reduced. On the other hand, the respective electronic circuits are operated under a low voltage in the vicinity of 50 the operating lower limit voltage by the voltage regulator 2. As a result, the power consumptions of the respective electronic circuits can be

By using a lithium battery, it is possible to 55 provide an electronic watch having a low power consumption and thus increase the life of the battery more than that in cases where a silver oxide battery is used as the battery.

Moreover, since the predetermined switching 60 MISFETs of the step down circuit 1 are simultaneously rendered conductive at the starting state, special switching MISFETs are unnecessary.

Furthermore, the step down circuit 1 contains 65 no circuit elements which have a relatively large

size and complex construction e.g., an inductor. Therefore, the step down circuit 1 is suitable in such a device, e.g., an electronic wrist watch which is required to be of small size.

70

A second embodiment is shown in Fig. 10. A capacitor C₃ having a relatively large capacitance is connected to the output terminal of the voltage regulator 2 through an external terminal P11. The other circuits which are shown in Fig. 10 have the 75 same construction as those of the first embodiment shown in Fig. 1.

The capacitor C₃ is provided by the following

In the voltage regulator shown in Fig. 10 the 80 control MISFET Q14 has a relatively small current flow therethrough so that it has a relatively high impedance. On the other hand, the signals to be generated at the respective nodes of the level shifting circuit 22 and the differential 85 amplifier 20 both constituting the voltage regulator 2 are changed at relatively low rates partly because those circuits 22 and 20 are operated by the small currents, respectively, and partly because capacitances such as parasitic capacitances exist at or are coupled to the respective circuit modes.

On the other hand, a consumption current as is determined by the through current and by the charging and discharging currents to and from the capacitance flows through the frequency divider 5, the waveform shaping circuit 6. That current to be consumed by the circuits 5 and 6 is relatively quickly changed in a periodical manner in accordance with the operating states of the 100 circuits 5 and 6.

As has been described above, the voltage regulator 2 has a relatively low operating rate and a relatively high output impedance so that the voltage on the line la is relatively quickly changed in accordance with the operating states of the circuits 5 and 6. The fluctuations in the voltage on the line la cause an undesired interference amongst the respective circuits which are coupled to the line la

110 If the capacitor C₃ is provided, the impedance of the line I3 can be sufficiently reduced so that the undesired interference can be prevented.

A third embodiment is shown in Fig. 11. In this embodiment the stabilized power supply circuit can reduce the output impedance without increasing the external terminals and the capacitors of the IC. In this third embodiment, the construction of the circuits other than the step down circuit 1 and the voltage regulator 2 is identical to the two previous embodiments shown in Figs. 1 and 10. Accordingly, an explanation of the circuits other than the circuits 1 and 2 will be omitted.

In the third embodiment, the step down circuit 125 1 and the voltage regulator 2 are integrated, as will be apparent from the following description. Specifically, the capacitor C₃, which corresponds to the capacitor C, connected to earth is connected with the output terminal of the control 130 MISFET Q₁₄, which forms part of the voltage

regulator 2, through the external terminal P11. In other words, the circuit of this third embodiment is equivalent to that which could be constructed by eliminating the capacitor C2 and the terminal P_s from the circuit of the second embodiment shown in Fig. 10.

The operations of the circuit according to the third embodiment will now be described in detail with reference to the circuit diagrams shown in Figs. 12A and 12B which illustrate the operating

principles thereof.

Fig. 12A illustrates the state, at which the MISFETs Q₁ and Q₃ are rendered conductive. The switches SW, and SW, are connected to their E 15 and H contacts, respectively. The capacitors C. and C₃ are connected in series through the control MISFET Q₁₄ so that they are charged by the battery voltage supply Vss. In this charging operation, the control MISFET Q14 is rendered 20 substantially non-conductive by the output of the differential amplifier 20 when the charging voltage of the capacitor C_3 reaches the reference voltage. As a result the capacitors C1 and C3 are charged with substantially equal charges.

On the other hand, Fig. 12B illustrates the state, at which the MISFETs Q_2 and Q_4 are rendered conductive. The switches SW, and SW, are connected to their F and G contacts, respectively, so that the capacitor C, is

30 disconnected from the battery voltage supply V_{ss} . At this particular state, the capacitors C, and C, are connected in an identical polarity substantially in parallel with each other through the MISFET Q₁₄. In this parallel connection, the capacitor C₁ is 35 connected in parallel with the capacitor C₃ through the MISET Q₁₄ so that the charging voltage of the capacitor C₃ is maintained at a constant voltage irrespective of the current

consumption of the electronic circuit.

Since the capacitor C₃ is connected to the output terminal of the voltage regulator 2, the output impedance of the power supply circuit can be sufficiently reduced, and the fluctuations in the constant output voltage can be reduced to a low level similar to the circuit of the embodiment shown in Fig. 10. Moreover, since only the two external capacitors are sufficient for the IC, the circuit of the third embodiment is very useful especially in the case where it is applied to a 50 device having limited mounting space e.g., a thin type electronic wrist watch.

In the circuit shown in Fig. 11, it is preferred for the following reason that the capacitor C, has a smaller capacitance than the capacitor C

The timing pulses \emptyset_1 to \emptyset_3 have the high level 55 similar to the circuits shown in Figs. 1 and 10 by the high level of the oscillatory detecting signal, which is supplied at the start to the line I22, so that the MISFETs Q_1 , Q_2 and Q_3 are simultaneously 60 rendered conductive by the timing pulses 0, to 0, at that high level whereas the MISFET Q is rendered non-conductive. As a result, the battery voltage V_{ss} is applied directly to the voltage regulator 2 so that the capacitor C_3 is charged at a 65 predetermined constant voltage. At this time, the

capacitor C₁ is not charged because the MISFET Q_2 is rendered non-conductive, as has been described above. As a result of the fact that the capacitor C1 is not charged during the starting 70 operation as in the above, the circuit performs the following undesired operation only during a predetermined time period after the start has ended. Waveforms A to E in Fig. 13, respectively illustrate the signal at the line l24 (which is shown 75 in Fig. 4) in the clock generator when the battery voltage supply is connected at the time to and when the starting state is ended at the time ts, the clock pulses \emptyset_1 to \emptyset_3 , and the output voltage of the voltage regulator 2.

80 First of all, by raising the signal on the line l24 to the high level at the time t_5 , the clock pulses \emptyset_2 and \emptyset_3 of the clock pulses \emptyset_1 to \emptyset_3 have the low level, as indicated by the waveforms C and D in Fig. 13. As a result, the switching MISFETs Q, Q, 85 and Q_4 are rendered non-conductive, whereas the switching MISFET Q₃ is rendered conductive.

Next, when the clock pulse Ø, has the high level at a time t_s, as indicated by the waveform C, the line l2 is supplied with the voltage of the 90 battery voltage supply V_{ss} through the MISFET Q1, the capacitor C1 having at that instant zero capacitance, and the MISFET Q2. In this case, since the capacitor C₃ is charged in advance during the starting operation, no more than a 95 relatively small charging current flows through the capacitor C1. Therefore, the voltage across the capacitor C₁ can be deemed to be substantially

As a result of the fact that the clock pulse 0, 100 has the low level at a time t₇, the MISFET Q₁ is rendered non-conductive.

If the MISFET Q is rendered conductive as a result of the fact that the clock pulse 0, has the low level at a time t_a, the source of the MISFET Q₂ 105 falls substantially to earth potential through the MISFET Q4 and the capacitor C1 which at that instant has substantially zero capacitance. At this time, the MISFET Q, has its drain D supplied with the output voltage of the capacitor C3 through the 110 control MISFET Q₁₄ and the line I₂ so that the pn junction (i.e., the drain junction) between its drain D and a substrate gate SUB is biased in the forward direction. As a result, the charges stored in the capacitor C₃ are distributed to the capacitor 115 C₁ through the drain junction between the control MISFET Q₁₄ and the switching MISFET Q₂. In other words, the voltage supplied to the line Is starts to have even its absolute value reduced, as indicated by the waveform E in Fig. 13.

If the clock pulse \emptyset_3 has the high level at a time t_s, the MISFET Q₂ is rendered conductive as a result that the p-type well region (although not shown) below its gate electrode is formed on its surface with a channel region. As a result, the 125 charging voltage of the capacitor C3, i.e., the voltage on the line I3 is further reduced, as indicated by the waveform E in Fig. 13.

If clock pulse \emptyset_2 again has the high level at the time t₁₀, the line l₂ is supplied with the voltage of 130 the battery voltage supply V_{ss} similar to the

circuit operation at the time $t_{\rm g}$ through the MISFET $\Omega_{\rm l}$, the capacitor $C_{\rm l}$ having been charged by the charge distribution, and the MISFET $\Omega_{\rm l}$ so that the charging voltage of the capacitor $C_{\rm l}$ is again raised, as indicated by the waveform E in Fig. 13, to the level which is determined by the characteristics of the voltage regulator 2.

The fluctuations in the charging voltage of the capacitor C₃ are reduced, as indicated by the waveform E in Fig. 13, by repeating the switching operations of the MISFET Q₁ to Q₄ because the charges of the capacitor C₁ are gradually

increased.

When the voltage on the line I₃ is reduced, the oscillator 3 stops. If the voltage drop on the line I₃ is substantial, a problem arises in that the step down circuit cannot again be brought into its starting state.

In the third embodiment shown in Fig. 11, the capacitor C₁ does not have a capacitance equal to that of the capacitor C₃ but has a smaller capacitance than that of the capacitor C₃. As a result, the charges to be distributed from the capacitor C₃ to the capacitor C₁ immediately after the start has ended can be reduced so that the voltage drop across the capacitor C₃ can be reduced.

In the case where the capacitance of the capacitor C, is made smaller than that of the capacitor C3, the following advantage results. In the normal operation after the charge distribution from the capacitor C3 to the capacitor C1 has ceased, the capacitor has a relatively large charging voltage as a result of the fact that its capacitance is small. If the charging voltage of the 100 capacitor C1 thus has a large value, it can be distributed at a relatively high rate to the capacitor C3 when the MISFETs Q2 and Q4 are rendered conductive. As a result, in the case where the voltage across the capacitor C₃ is reduced, it can restore the voltage thereacross to a desired value at a relatively high rate. incidentally, the capacitor C3 is desired to be charged to the stabilised output voltage V_{CL} when 45 it is connected in series with the capacitor C1. It is, therefore, desired that the capacitance ratio between the capacitors C, and C, be restricted to such a value as corresponds to the ratio between the voltage V_{CL} desired and the battery voltage

In order to prevent those fluctuations in the output voltage V_{CL} which result from the fact that the capacitor C₁ is not charged in advance, it is conceivable that the capacitor C₁ is charged at the starting state. For this purpose, the internal construction of the clock generator 11 may be sultably modified such that the clock pulse Ø₁ has the high level whereas the clock pulses Ø₂ and Ø₃ have the high level at the starting state. However, even if the capacitor C₁ is thus charged in advance, it is difficult for the following reason to eliminate the fluctuations in the charging voltage of the capacitor C₃ after the starting state has ended.

In the case where the modification is made, the 130 the clock pulse 0, has the low level whereas the

65

capacitor C_1 is charged at the starting state substantially to the voltage of the battery voltage supply V_{ss} . Thus, if the MISFETs O_1 and O_3 are rendered conductive after the starting state has been ended, the line I_1 is supplied with the voltage at such a level, i.e., at a zero level as is determined by subtracting the charging voltage of the capacitor C_1 from the output voltage of the battery voltage supply V_{ss} . As a result, the voltage of the capacitor C_3 , i.e., the voltage on the line I_3 fluctuates by the circuit operation.

A fourth embodiment is shown in Fig. 14. In this fourth embodiment, it is considered that the impedance at the output terminal of the voltage regulator 2 is sufficiently reduced by the capacitor C₃ which is coupled to the IC through the external terminal P₁₁ and that the two capacitors coupled to the IC may be identical to each other.

As a result, the assembling of the electronic watch can be facilitated.

85

A MISFET Q_{30} is connected between the common node between the switching MISFETs Q_1 and Q_2 and the terminal P_3 , and a MISFET Q_{31} is connected between the external terminal P_3 and the line I_2 .

The MISFET Q₃₁ has its gate supplied with a waveform A shown in Fig. 15, with a start control signal A which has an amplitude of —V_{SS} and which has the low level (i.e., —V_{SS}) when the starting state of the power supply is ended. That start control signal A can be prepared by applying the signal, which is supplied to the line I₂₄ of the circuit of Fig. 4, to the level shifting circuit shown in Fig. 6.

The MISFET $\rm Q_{30}$ has its gate supplied with the start control signal A through an inverter IN which is operated directly by the battery voltage supply $\rm V_{SS}$.

The signals, which have their levels shifted to the voltage level V_{SS} and which have opposite phases to each other so that they may be supplied to the gates of the ASSFETS Q₃₀ and Q₃₁, may be generated from the drains of the MISFETS Q₂₀ and Q₂₂ of the level shifting circuit shown in Fig. 6. If 110 this modification is made, the inverter IN can be omitted.

The clock pulse \emptyset_1 at the starting state is made to have the low level, whereas the clock pulses \emptyset_2 and \emptyset_3 are made to have the high level.

In order to obtain the clock pulse Ø₁, the NAND circuit ND₅ of Fig. 4 is replaced by a NOR circuit, which is supplied with both the inverted output signal of the flip-flop circuit FF5 and such a signal as is prepared by inverting the signal on the line 120 l₂₄ by means of an inverter.

The operation of the fourth embodiment shown in Fig. 14, will now be described.

First of all, as indicated by the waveform A in Fig. 15, as a result of the fact that the start control signal A is at the high level during the starting time period from the time t_0 to the time t_5 , the MISFET Ω_{30} is rendered conductive, whereas the MISET Ω_{30} is rendered non-conductive.

During that starting time period, as a result that the clock pulse 0, has the low level whereas the

Ì

clock pulses \emptyset_2 and \emptyset_3 have the high level, as has been described hereinbefore, the switching MISFETs Ω_1 , Ω_2 and Ω_4 are rendered conductive, whereas the switching MISFET Ω_3 is rendered non-conductive.

As a result, the line I_2 is supplied with the voltage of the battery power supply V_{ss} through the switching MISFET Q_1 and Q_2 which are conductive. As a result of the fact that the MISFETs Q_{31} and Q_4 are conductive at that time, the capacitor C_1 is connected in parallel with the capacitor C_3 through the MISFETs Q_{31} and Q_4 . Incidentally, as a result of the fact that the MISFET Q_{30} is non-conductive, a direct current path is not established between the capacitor C_1 and the battery voltage supply V_{ss} .

As a result, both the capacitors C₁ and C₃ are charged to the voltage which is determined by the voltage regulator 2.

As a result of the fact that the start control signal A has the low level at the time t₅, the starting state is ended. After this end, the MISFET Q₃₀ is rendered conductive whereas the MISFET Q₃₁ is rendered non-conductive.

As has been described above, the capacitor C₁ is charged to the voltage V_{CL} at the starting state. As a result, after the starting state has ended, the charge distribution from the capacitor C₃ to the capacitor C₁ does not take place so that the 0 voltage across the capacitor C₃, i.e., the voltage at the line l₃ can be made constant, as indicated by a waveform F in Fig. 15, notwithstanding whether it is at the starting state or not.

Incidentally, the voltage at the line I₂, which is connected to the drain of the control MISFET O₁₄ of the voltage regulator 2, is so changed during the normal operation after the starting state has ended, as is indicated by a waveform E in Fig. 15.

The voltage on the line I₂ has a value, which is determined by subtracting the charging voltage of the capacitor C₁ from the voltage of the battery voltage supply V_{ss}, as a result of the fact that the switching MISFETs Q₁ and Q₃ are rendered conductive at the time t_e. The charging operations of the capacitors C₁ and C₃ at that time substantially cease when the voltage at the line I₃, i.e., across the capacitor C₃ has the level which is determined by the voltage regulator 2. The charging voltage of the capacitor C₁ is accordingly reduced to a relatively small value so that the voltage on the line I₂ has a relatively large value.

On the contrary, as a result of the fact that the switching MISFETs Ω_4 and Ω_2 are rendered conductive at the time t_g , the charging voltage of the capacitor C_1 is supplied to the line l_2 . As a result, the voltage on the line l_2 falls to a relatively small value, as shown in waveform E.

A fifth embodiment is shown in Fig. 16. In order to make it possible to use a battery for a relatively long period, i.e., in order to increase the life of the battery, a stabilized output voltage having a sufficient value can be generated by the voltage regulator 2 even if the voltage of the

65 battery voltage supply V_{ss} falls to a relatively low level.

In the fifth embodiment, although the step down circuit 1 and the voltage regulator 2 are integrated with each other, they are assumed to be made separate for the sake of convenience in the following description. In this the voltage to be supplied from the step down circuit 1 to the line l_2 is made to have about one half of the voltage of the battery voltage supply V_{ss} . Consequently, the relationship between the voltage of the battery voltage supply V_{ss} and the voltage on the line l_2 is illustrated by the characteristic curve l_2 in the graphical presentation of Fig. 17.

Since the voltage regulator 2 receives the output voltage of the step down circuit 1, it generates the stabilized voltage $V_{\rm ct}$ if the output voltage of the step down circuit 1 is substantially equal to or higher than the stabilized voltage $V_{\rm ct}$.

If, in the case where the voltage regulator 2 is supplied exclusively with the step down voltage which is generated by the step down circuit 1, the step down voltage is reduced to a lower level than the stabilised voltage V_{CL} by a slight reduction in the voltage of the battery voltage supply V_{SS}, the output voltage of the voltage regulator 2 is accordingly reduced. The output voltage of the voltage regulator 2 is reduced from the point D in Fig. 17 generally along the characteristic curve I₂. As a result, notwithstanding that a relatively high voltage is being generated by the battery power supply V_{SS}, it becomes necessary to replace the battery voltage supply.

In order to operate the circuit at all times even when the battery voltage is relatively reduced, in other words, in order to prolong the life of the battery, the voltage of the battery power supply V_{ss} is supplied directly to the voltage regulator 2 when the battery voltage has such a level as to reduce the step down voltage substantially to the stabilized voltage V_{cl}. Then, the output voltage of the voltage regulator 2 is stabilized until the voltage of the battery voltage supply V_{ss} is reduced to a level indicated at a point C in Fig. 17, namely, until the voltage of the battery voltage 110 supply V_{ss} falls to a level V_{ss}" which is substantially equal to the stabilized voltage V_{cl}.

The operation of the fifth embodiment shown in Fig. 16 will now be described in detail.

The step down circuit 1 has a construction

115 similar to that of the circuit of Fig. 14. At the
starting state, the clock pulse Ø₁ has the low level,
whereas the clock pulses Ø₂ and Ø₃ have the high
level. The switching MISFETs Q₁, Q₂ and Q₄ are
accordingly rendered conductive, whereas the

120 switching MISFET Q₃ is rendered non-conductive.
On the other hand, the MISFET Q₃₀ is rendered
non-conductive in response to a control signal Ā
at the low level as is supplied from a level shifting
circuit 29, whereas the MISFET Q₃₁ is rendered

125 conductive by the control signal A at the high
level.

The voltage regulator 2 is constructed similarly to the respective embodiments of the control MISFET \mathbf{Q}_{14} , the differential amplifier 20, the

S.,...

reference voltage generator 21 and the level shifting circuit 22.

A clock circuit 31 is formed with a plurality of power supply wirings and is additionally formed with a level shifting circuit, if necessary. The clock circuit 31 is basically constructed of a variety of known circuits, for example, of: an oscillator for generating a reference frequency signal; a frequency divider which receives the reference frequency signal from the oscillator in order to generate a second clock signal; a variety of time counters which receive the output signal of the frequency divider in order to generate time data such as ten seconds, one minute, ten minutes, one hour, ten hours, one day or ten days; a display decoder for converting the output signals of the various time counters into display signals; an output buffer circuit which receives the output signal of the display decoder; a stop watch circuit; an alarm circuit; a mode selector which detects the operation order of the switches SW, and SW, which are connected between the external terminals P_{10} and P_{22} and earth, in order to select a variety of modes of the watch such as a normal watch operation mode, a time correcting mode, a stop watch mode or an alarm mode; a control circuit for controlling the operations of the various circuits in accordance with the combinations of the output signal of the mode selector and the signal from the switch SW₁ or SW₂; and an output buffer circuit which receives the output signal of the alarm circuit (although all of the circuits are not shown).

On the other hand, the watch circuit 31 may also be constructed tha well-known ROM-RAM type circuit which includes: an oscillator; a timing pulse generator; a random access memory for writing time data, operation mode data, stop watch data or alarm data; a read only memory (or 40 ROM) for writing micro-instruction; a program counter; an arithmetic logical unit; and a variety of decoders.

From the watch circuit 31 thus constructed, there are generated: a display decode signal for 45 driving a display DSP having liquid crystal segments, which are arranged in the form of a squarish numeral "8" for each figure, as shown; a signal for driving acoustic converting means SP which is provided to generate an alarm sound and 50 which is constructed of a piezoelectric element; and a variety of clock and control signals to be supplied to a variety of such circuits as will be described in the following.

The output buffer circuit, which is arranged in 55 the clock circuit 31 in order to drive the acoustic converting means SP, requires such a relatively large drive current that it is operated by the direct voltage of the battery, voltage supply Vss.

A comparator 25 is provided in order to detect 60 the voltage of the battery voltage supply V_{ss}. This comparator 25 has its non-inverting input terminal supplied with the reference voltage, which is generated by the reference voltage generator 21, and its inverting input terminal 65 supplied with the voltage of the battery voltage

supply V_{ss} through a voltage divider which comprises resistors R, and R3.

The divided voltage supplied by the voltage divider (R2 and R3) is made equal to the output voltage of the reference voltage circuit 21 by suitably setting the voltage dividing ratio of the resistors R₂ and R₃ when the voltage of the battery voltage supply Vss falls to a level to be detected (i.e., a detection level), i.e., to a level equal to or slightly higher than the value Vss indicated in Fig. 17.

As a result, when the voltage of the battery voltage supply V_{ss} falls to a level equal to or lower than the detection level, the output voltage of the comparator 25 is accordingly raised to the high level.

80

The voltage divider (R2 and R3) and the comparator 25 are intermittently operated so as to reduce their respective average currents to be consumed. In order to intermittently operate the voltage divider (R $_2$ and R $_3$), there is provided a switching MISFET Q $_{32}$ which is rendered conductive by a clock pulse Ø₀. On the other hand, the comparator 25 is supplied with the same clock pulse as the clock pulse \emptyset_0 to be supplied to the switching MISFET Q_{32} .

Incidentally, the comparator 25 has a construction similar to that of the differential amplifier 20 shown in Fig. 1. For the sake of the intermittent operations, the MISFET similar to the constant current MISFET Q₁₃ of Fig. 1 has its gate supplied with the clock pulse Ø₀.

A latch circuit 26 is provided so as to generate a series of signals on the basis of the intermittent 100 output signals which are supplied to the comparator 25.

Since the comparator 25 is rendered operative by the clock pulse $\phi_{\underline{o},\underline{t}}$ the latch circuit 26 has its data input terminal CL supplied with the same 105 clock pulse as the clock pulse Øo which is supplied to the comparator 25.

The clock pulse \emptyset_0 can be supplied by waveform shaping circuit 30 which receives reference clock signals having respective 110 frequencies as are generated by the clock circuit 31, as shown. Incidentially, by generating the clock pulse 0, from the circuit having the construction described above, the changing timing of the output signal of the latch circuit 26 and the changing timing of the clock pulses Ø, to Ø₃ can be synchronized.

The output signal of the latch circuit 26 is supplied through a NOR gate 27 to a start control circuit 28.

Incidentally, the gate circuit 27 is provided to 120 correspond to the fact that the electronic watch is equipped with such display means, e.g., the alarm circuit and the acoustic converting means SP to be driven by the output of the alarm circuit as requires a relatively large drive current, as has 125 been described above.

The gate circuit 27 has its one input terminal supplied such a control signal Øc through a line lat from the control circuit in the clock circuit 31 as is 130 raised to the high level in synchronism with the

timing at which the drive current flows through the display means DSP and SP.

In this case, the battery voltage supply V_{ss} usually has such a relatively large internal resistance that its output voltage is substantially reduced if a large current flows in accordance with the large drive current. This reduction in the voltage of the battery voltage supply V_{ss} is resultantly detected by the comparator 25. It should, however, be noted that a slight time delay occurs until the reduction of the voltage is detected.

In the case where the gate circuit 27 and the control signal ϕ_c are used, it becomes unnecessary to await the voltage drop detection output based upon the output signal of the comparator 25.

As will become apparent from the following description, the voltage of the battery voltage supply V_{ss} is supplied to the voltage regulator 2, before such a circuit operation is started as to reduce the voltage of the battery voltage source V_{ss}, so that the undesired voltage drop on the line I₂ can be prevented.

In Fig. 16, the start control circuit 28 is indicated independently of a clock generator 11' so as to facilitate its understanding.

The start control circuit 28 is shown in greater detail in Fig. 18, and is so constructed that a NAND circuit ND₁₀ and an inverter IV₂₀ are added to the start control circuit shown in Fig. 4.

The NAND circuit ND₁₀ has one of its input terminals supplied with a signal through a line I₄₃ from the NOR gate circuit 27 (as shown in Fig. 35 16) which is reduced to the low level when the reduction in the battery voltage supply voltage is detected and when the alarm display is made. As a result, the start control circuit 28 supplies the low level signal to the line I₂₃ not only during the 40 start period but also when the output of the NOR gate 27 has the low level.

Incidentally, a portion of the clock generator 11' is also shown in Fig. 18. The clock pulse \emptyset_1 ' supplied from a NOR circuit NR₁₀ falls to the low 45 level in a manner to correspond to the fact that the signal on the line \mathbb{I}_{24} has the low level.

The operation of the circuit shown in Fig. 16 is indicated by the waveforms A to G in Fig. 19. In Fig. 19, incidentally, letters V_{DD}(+) implies earth 50 potential, whereas letters V_{SS}(-) implies the potential corresponding to the output potential of the battery power supply V_{SS}.

It should be noted that even if the step down voltage becomes equal to or lower than the 55 stabilized output voltage V_{CL}, the stabilized output voltage V_{CL} at a predetermiend level is generated by the switching operations so that the battery voltage V_{SS} can be effectively used. As a result, the life of the battery can be prolonged. Above all, 60 the lithium battery has such a high internal resistance, e.g., several hundreds ohms that a large voltage drop takes place in the operation mode of a large current consumption. The addition of such a function as has been described

65 above becomes especially suitable in the case where a lithium battery is used.

In a modified form, forming the sixth embodiment, the circuits 1 and 2 of Figs. 14 and 16 may be replaced by the circuit shown in Fig. 20. In Fig. 20, incidentally, the elements corresponding to the respective elements of the foregoing embodiments are indicated by identical reference characters.

In the circuit of Fig. 20, at the starting state 75 and upon reduction in the battery voltage supply voltage, the clock pulses \emptyset_1 to \emptyset_3 and the control signal A have the high level, whereas the control signal A has the low level. In accordance with the respective signals at the respective levels, the 80 switching MISFETs Q₁ to Q₃ and the MISFET Q₃₁ are rendered conductive, whereas the switching MISFET $\mathbf{Q_{4}}$ and the MISFET $\mathbf{Q_{30}}$ are rendered nonconductive. As a result, the capacitor C, is substantially connected in series with the battery 85 voltage supply V_{ss} and the capacitor C₃. As a result of the fact that the capacitors C1 and C3 are connected in series, the capacitor C₃ is charged not only from the control MISFET Q_{14} constituting a part of the voltage regulator 2 but also through 90 the capacitor C₁. As a result, when the battery voltage supply is connected, the rise of the voltage to be supplied to the line la can be

charged within a relatively short time period.

After the starting state has ended, the control signals A and \overline{A} have the low and high levels, respectively, whereas the clock pulses \emptyset_1 to \emptyset_3 are consecutively changed similarly to the foregoing embodiments.

accelerated. At the same time, the capacitor C, is

100 The step down circuit 1 and the voltage regulator 2 of Figs. 14 and 16 can be further modified, to form a seventh embodiment as shown in Fig. 21.

In the circuit shown in Fig. 21, as a result of the fact that the clock pulses \emptyset_1 to \emptyset_3 have the low level whereas the control signal A has the high level at the starting state and upon a reduction of the battery voltage supply voltage, the switching MISFETS Q_1 to Q_3 are rendered non-conductive whereas the switching MISFET Q_4 and the MISFETS Q_{30} and Q_{31} are rendered conductive. As a result, the control MISFET Q_{14} has its drain supplied through the MISFET Q_{30} with the battery voltage. On the other hand, the capacitor C_1 is supplied through the MISFET Q_{31} with the constant voltage which is supplied to the line I_3 .

When the starting state has ended, the control signal A has the low level whereas the clock pulses \emptyset_1 to \emptyset_3 are consecutively changed in similar manner to the foregoing embodiments.

The charging and discharging paths of the capacitor C₁ after the starting state has ended are constituted exclusively of the switching MISFETs Q₁ to Q₄. As a result, it is possible to prevent such voltage and power losses from being established as will take place in the case where the MISFET Q₃₀ is connected in series with the charging and discharging paths of the capacitor C₁. Moreover, since the MISFETs Q₃₀ and Q₃₁ are operated in

phase, it becomes sufficient to generate the single

control signal A.

In further modified forms (not illustrated), the timing pulses to be supplied to the respective step down circuits 1 may have two phases. Nevertheless, in the case where the starting operation is to be performed by the use of the switching means of those step down circuits or in the case where the step down operations are ceased by the use of those switching means, it is convenient to use three-phase timing pulses which can simultaneously render the MISFETs Ω_1 and Ω_2 conductive without any difficulty.

Furthermore, the circuit of Fig. 16, which makes it possible to use the battery to generate a reduced voltage, can be similarly applied to the circuits of Figs. 1, 10, 11 and 14. Furthermore, the differential amplifier 20 of the voltage regulator 2 may be clock-driven to further reduce the current consumption. In this modification, the gate control voltage of the MISFET Q₁₄ is maintained by the capacitor C₄.

Furthermore, the above described embodiments can be widely used in such a small-sized electronic device, e.g. an analog electronic watch or digital electronic watch which is driven by a battery.

Claims

30

An electronic circuit including:

(a) a first node arranged to be supplied with a power supply voltage;

(b) a second node;

(c) a step dewn circuit including a plurality of capacitors and a plurality of switching elements for connecting said capacitors in series during a first time period and in parallel during a second time period, said step down circuit being responsive to the power supply voltage supplied to said first node in order to supply a step down voltage to said second node;

(d) a voltage detector for detecting that said power supply voltage has fallen to a

predetermined value; and

(e) a controller responsive to the detection 45 signal which is supplied by said voltage detector,

for controlling the step down circuit.

2. An electronic circuit according to Claim 1, wherein said step down circuit includes: a first switching element connected between said first 50 node and a third node and arranged to be periodically turned on; a first capacitor connected between said third node and a fourth node; a second switching element connected between said fourthnode and a reference potential point of 55 said circuit and arranged to be turned on when said first switching element is not turned on; a third switching element connected between said fourth node and said second node and arranged to be turned on substantially simultaneously with 60 said first switching element; a fourth switching element connected between said third node and said second node and arranged to be turned on substantially simultaneously with said second switching element; and a second capacitor

65 arranged to be charged by the voltage which is supplied to said second node.

3. An electronic circuit according to Claim 2, wherein said controller is arranged to simultaneously turn on at least said first and fourth switching elements on the basis of the output signal of said voltage detector.

4. An electronic circuit according to Claim 2, further including a voltage regulator responsive to the voltage which is supplied to said second node,
 75 in order to supply a constant voltage to said

second capacitor.

5. An electronic circuit according to Claim 4, wherein said voltage detector is arranged to detect the voltage at said first node when the voltage supplied to said second node becomes substantially equal to the constant output voltage of said voltage regulator.

6. An electronic circuit according to Claim 5, wherein said voltage detector is rendered operative by the voltage which is supplied to said

second node.

85

90

100

115

7. An electronic circuit according to Claim 6, wherein said voltage detecting circuit is rendered intermittently operative.

8. An electronic circuit according to Claim 2, wherein said first to fourth switching elements comprise insulated gate field effect transistors.

9. An electronic circuit according to Claim 8: wherein said first, third and fourth switching elements comprise first conduction type insulated gate field effect transistors; and wherein said second switching element comprises a second conduction type insulated field effect transistor which is opposite to said first conduction type.

10. An electronic circuit including:

(a) a first node arranged to be supplied with a power supply voltage;

(b) a second node;

(c) a step down circuit including a plurality of
105 capacitors and a plurality of switching elements for connecting said capacitors in series during a first time period and in parallel during a second time period, said step down circuit being responsive to the power supply voltage supplied
110 to said first node in order to supply a step down voltage to said second node;

(d) a load circuit responsive to at least the voltage, which is supplied to said second node, as

the power supply voltage; and

(e) a controller for supplying the voltage, which is supplied to said first node, directly to said second node in accordance with the operating state of said load circuit.

11. An electronic circult according to Claim 10, wherein said step down circuit includes: a first switching element connected between said first node and said third node and adapted to be periodically turned on; a first capacitor connected between said third node and a fourth node; a
125 second switching element connected between said fourth node and a reference potential point of said circuit and arranged to be turned on during a time period other than the "ON" time period of said first switching element; a third switching

element connected between said fourth node and said second node and arranged to be turned on during substantially the same time period as that of said first switching element; a fourth switching element connected between said third node and said second node and arranged to be turned on during substantially the same time period as that of said second switching element; and a second capacitor arranged to be charged in accordance 0 with the voltage which is supplied to said second node.

12. An electronic circuit according to Claim 11, further including:

(f) a voltage detector for detecting that sald power supply voltage has fallen to a predetermined value; and

(g) a controller responsive to the detection signal, which is supplied by said voltage detector, for controlling the step down circuit.

13. An electronic circuit according to Claim 12, wherein said load circuit comprises a clock circuit.

14. An electronic circuit including:

 (a) a first node arranged to be supplied with a power supply voltage;

(b) a second node;

(c) a first switching element connected between said first node and a third node and arranged to be periodically turned on;

(d) a first capacitor connected between said

O third node and a fourth node;

(e) a second switching element connected between said fourth node and a reference potential point of said circuit and arranged to be turned on when said first switching element is not turned on;

(f) a third switching element connected between said fourth node and a fifth node and arranged to be turned on in synchronism with said first switching element;

(g) a fourth switching element connected between said third node and said fifth node and arranged to be turned on in synchronism with said second switching element;

(h) a voltage regulator for supplying a predetermined voltage to said second node in accordance with the voltage which is supplied to said fifth node; and

 (i) a second capacitor connected between said second node and the reference potential point of said circuit.

15. An electronic circuit according to Claim 14, wherein said first capacitor has a smaller value of capacitance than that of said second capacitor.

16. An electronic circuit according to Claim 14: wherein said switching elements and said voltage regulator are formed in a single semiconductor integrated circuit; and wherein said first and second capacitors are connected to said integrated circuit.

17. An electronic circuit according to Claim 16: wherein said first, third and fourth switching elements comprise first conduction channel type insulated gate field effect transistors; and wherein said second switching element comprises a

65 second conduction channel type insulated gate field effect transistor.

18. An electronic circuit including:

(a) a first node arranged to be supplied with a power supply voltage;

(b) a second node;

(c) a first switching element connected between said first node and a third node and arranged to be periodically turned on;

(d) a first capacitor having one terminal75 connected with said third node and its other terminal connected with a fourth node;

(e) a second switching element connected between said fourth node and a reference potential point of said circuit and arranged to be turned on when said first switching element is not turned on;

 (f) a third switching element connected between said fourth node and a fifth node and arranged to be turned on in synchronism with said
 first switching element;

(g) a fourth switching element connected between said third node and said fifth node and arranged to be turned on in synchronism with said second switching element;

(h) a voltage regulator for supplying a predetermined voltage to said second node in accordance with the voltage which is supplied to said fifth node;

(i) a second capacitor connected between said 95 second node and the reference potential point of said circuit; and

 (j) a charging circuit for charging said first capacitor to a voltage during a predetermined time period after the power supply is connected
 which is substantially equal to the output voltage of said voltage regulator_{ep}

19. An electronic circuit according to Claim 18, wherein said charging circuit includes: a fifth switching element connected between said third node and one terminal of said first capacitor and arranged to be turned on, until a predetermined time period elapses after the power supply has been connected and to be thereafter turned off; and a sixth switching element connected between said one terminal of said first capacitor and said second node and arranged to be complementarily switched with respect to said fifth switching

20. An electronic circuit according to Claim 19: wherein said switching elements and said voltage regulator are formed in a single semiconductor integrated circuit; and wherein said first and second capacitors are connected to said semiconductor integrated circuit.

21. An electronic circuit according to Claim 20, wherein sald first and third to sixth switching elements comprise first conduction channel type insulated gate field effect transistors; and wherein sald second switching element comprises a
 second conduction channel type insulated gate field effect transistor.

22. An electronic circuit according to Claim 18, further including a third capacitor connected

between said fifth node and said reference potential point.

23. An electronic circuit including:

(a) a first node arranged to be supplied with a power supply voltage;

(b) a second node;

(c) a step down circuit including a plurality of capacitors and a plurality of switching elements for connecting said capacitors in series during a
10 first time period and in parallel during a second time period, said step down circuit being responsive to the power supply voltage supplied to said first node in order to supply a step down voltage to said second node; and

(d) a clock generator arranged to be operated by the voltage, which is supplied to said second node, in order to supply clock pulses for switching

said switching elements.

24. An electronic circuit according to Claim 23, wherein said step down circuit includes: a first switching element connected between said first node and a third node; a first capacitor connected between said third node and a fourth node; a second switching element connected between said fourth node and a reference potential point of said circuit; a third switching element connected between said fourth node and said second node; a fourth switching element connected between said third node and said second node; and a second capacitor arranged to be charged in accordance with the voltage which is supplied to said second node.

25. An electronic circuit according to Claim 24, wherein said clock generator operates to generate at least both a clock pulse for simultaneously turning on said first and third switching elements and a clock pulse for simultaneously turning on said second and fourth switching elements.

26. An electronic circuit according to Claim 23,
40 further including a level shifting circuit responsive to the clock pulses, which are supplied from said clock generator, in order to supply a clock pulse at the level of said power supply voltage, which is supplied to said first node, and first to fourth
45 switching elements being switched by the output signal of said level shifting circuit.

27. An electronic circuit according to Claim 24, further including a voltage generator responsive to the voltage, which is supplied to said second node, in order to supply a constant voltage.

28. An electronic circuit according to Claim 24, further including a voltage regulator responsive to the voltage, which is supplied to said second

the voltage, which is supplied to said second node, in order to supply a constant voltage which is to be supplied to said second capacitor.

29. An electronic circuit according to Claim 28, further including a clock circuit responsive to the output voltage of said voltage regulator as the power supply voltage, said clock generator being responsive to the clock pulse, which is supplied by said clock circuit, in order to produce said clock pulses for controlling said first to fourth switching elements.

30. An electronic circuit according to Claim 29, wherein said clock circuit includes an output

buffer circuit responsive to the voltage, which is supplied to said first node, as the power supply voltage.

31. An electronic circuit according to Claim 29:
70 wherein said first to fourth switching elements, said voltage regulator, said clock circuit and said clock generator are formed in to a complementary type insulated gate field effect semiconductor integrated circuit device; and wherein said first
75 and second capacitors are connected to said complementary type insulated gate field effect semiconductor integrated circuit device.

32. An electronic circuit including:

(a) a first node arranged to be supplied with a power supply voltage;

(b) a second node;

(c) a first switching element connected between said first node and a third node;

(d) a first capacitor connected between said third node and a fourth node;

(e) a second switching element connected between said fourth node and a reference potential point of ssaid circult;

(f) a third switching element connected 90 between said fourth node and said second node;

(g) a fourth switching element connected between said third node and said second node;

(h) a second capacitor arranged to be charged in accordance with the voltage which is supplied to said second node;

(i) a clock generator made operative by the voltage, which is supplied from said second capacitor, to generate clock pulses partly for substantially simultaneously turning on said first and third switching elements and partly for substantially turning on said second and fourth switching element during the time period which is different from the "ON" time period of said first and third switching elements, and

(j) a starter for supplying the voltage, which is supplied to said first node, to said fourth node during a predetermined time period when the

power supply is connected.

100

33. An electronic circuit according to Claim 32, wherein said starter is made operative to supply signals for simultaneously turning on at least said first and fourth switching elements for said predetermined time period when said power supply is connected.

34. An electronic circuit according to Claim 32, further including an oscillator responsive to the voltage, which is supplied from said second capacitor, as the power supply voltage, said clock generator being responsive to the signal, which is
120 generated on the basis of the oscillating output of said oscillator, as a reference clock signal, and said starter being arranged to have its operation controlled in accordance with the oscillating operation of said oscillator.

35. An electronic circult according to Claim 32, further including: an oscillator responsive to the voltage, which is supplied from said second capacitor, as the power supply voltage; a frequency divider responsive to the output signal of said oscillator; and an oscillation detector for

detecting the oscillating operation of said oscillator, said starter including a latch circuit arranged to be rendered to a first state by the output signal of said oscillation detector, when the power supply is connected, and to a second state by the signal, which is thereafter fed out of said frequency divider.

36. An electronic circuit according to Claim 35, further including a voltage regulator responsive to
10 the voltage, which is supplied to said second node, in order to supply a constant voltage to be supplied to said oscillator and said frequency divider.

37. An electronic circuit according to Claim 36,
15 further including an output buffer circuit responsive to the voltage, which is supplied to said first node, as the power supply voltage.

38. An electronic circuit according to Claim 37: wherein said first to fourth switching elements,
said clock generator, said starter, said oscillator, said frequency divider, said oscillation detector,

said voltage regulator and said output buffer circuit are formed in a complementary type insulated gate field effect semiconductor

integrated circuit device; and wherein said first and second capacitors are connected to said complementary type insulated gate field effect semiconductor integrated circuit device.

39. An electronic circuit according to Claim 38,30 wherein said first node is supplied with the voltage of a battery.

40. An electronic circuit according to Claim 39, wherein said battery is a lithium battery.

41. An electronic watch powered by an 35 electronic circuit according to any one of the preceding claims.

42. An electronic circuit constructed and arranged to operate substantially as herein described with reference to and as illustrated in Figs. 1 to 9, or Fig. 10, or Fig. 11, or Fig. 14, or Fig. 16, or Fig. 20, or Fig. 21 of the accompanying drawings.

Printed for Her Majesty's Stationery Office by the Courier Press, Learnington Spa, 1982, Published by the Patent Office, 25 Southampton Buildings, London, WC2A 1AY, from which copies may be obtained.